AMD introduced the new AMD Instinct™ MI200 series, the world’s best accelerator for high performance computing (HPC) and artificial intelligence, at its online Accelerated Data Center event. At the event, information was also shared about AMD 3D V-Cache and innovative 3rd Generation AMD EPYC processors. Additionally, the next-generation “Zen 4” and “Zen 4c” processor cores have been announced, designed to power future AMD server processors and expand the company’s leading data center product line.

AMD President and CEO Dr. Lisa Su said, “We are in a cycle that creates more computing demands to power services and devices that affect every aspect of our daily lives. We’re building significant momentum in the data center with our leading product portfolio, including Meta’s choice of AMD EPYC to power its infrastructure and the establishment of Frontier, the first US exa-scale supercomputer to be powered by AMD EPYC Instinct processors. “Today we also announced a number of new products in design, leadership, 3D packageollarseme technology and advances in 5 nm high-performance manufacturing, and next-generation EPYC processors that will further expand our leadership in cloud computing, enterprise and HPC customers.”

AMD also announced that hyperscale cloud company Meta will use AMD EPYC CPUs to power its data centers. AMD and Meta worked together to create an open, cloud-scale, single-socket server based on the 3rd Gen EPYC processor, designed for performance and power efficiency.

The company also stated that the 3rd Gen AMD EPYC processors with AMD 3D V-Cache codenamed “Milan-X” will represent an innovative step forward in CPU design and packaging, offering an average performance increase of 50 percent at targeted technical computing loads.

  • 3rd Gen EPYC processor with AMD 3D V-Cache will offer the same capabilities and features as 3rd Gen EPYC processors, will be compatible with the BIOS upgrade from the start, and will provide performance improvements.
  • Microsoft Azure HPC virtual machines with 3D EPYC with AMD 3D V-Cache will be available in a private preview in the coming weeks for broad release. You can find more information about performance and usability here.
  • 3rd Gen EPYC CPUs with AMD 3D V-Cache will be released in the first quarter of 2022. Partners such as Cisco, Dell Technologies, Lenovo, HPE and Supermicro plan to offer server solutions with these processors.

Based on AMD CDNA™2 architecture, MI200 series accelerators stand out as the world’s most advanced accelerators, providing up to 4.9x higher peak performance for HPC workloads and 1.2x higher precision performance for AI training.

  • HPC and AI performance capabilities in the AMD Instinct MI200 series accelerators used in the Frontier supercomputer at Oak Ridge National Laboratory are key in accelerating the time researchers and scientists spend on science and exploration.

At the event, new information was also shared about the extended new generation AMD EPYC processors codenamed “Genoa” and “Bergamo”.

“Genoa” is expected to be the world’s highest performing processor for general purpose computing. The model will have optimized 5nm manufacturing technology, up to 96 high-performance “Zen 4” cores and will support DDR5 and PCIe® 5 next generation memory and I/O technologies. “Genoa” will also include support for CXL, providing significant memory expansion capabilities for data center applications. The “Genoa” launch and production phase will take place in 2022.

“Bergamo” is a high-core processor specifically designed for cloud native applications. It features 128 high-performance “Zen 4c” cores optimized to enable higher core count configurations for “Zen 4” compatible software and cloud native workloads utilizing maximum thread density. “Bergamo” has the same software, security features and socket compatibility as “Genoa”. “Bergamo” is being prepared to be launched in the first half of 2023.

To watch the broadcast replay of the presentation;

Like it? Share with your friends!

Michael Lewis


Your email address will not be published. Required fields are marked *